Inductive powering is promising for freeing microsystems incorporating microelectromechanical systems devices from wire tethering. Planar integrated coils used to intercept electromagnetic energy typically have large internal resistance, and hence low power transfer efficiency. We report a fabrication procedure developed to electroplate metal microstructures of large dimensions inlaid into silicon substrates. With a modified Bosch process, silicon substrates can be used to form electroplating molds of high lateral aspect ratio, so metal microstructures with thicknesses comparable to that from the LIGA process can be realized. In this work, copper coils of centimeter side length and several tens of micrometers thick are fabricated, and inlaid coils can be potentially integrated with circuits. The silicon molds can also be selectively removed to realize stand-alone metal structures. Three types of integrated coils are fabricated to compare their performance as a part of inductive link for power delivery. Power transfer efficiency is greatly improved by increased copper thickness, and is not noticeably affected by coil parasitic capacitance from silicon sidewalls. Also, higher voltage amplification at resonance was obtained with an electroplated coil.
I. INTRODUCTION
After more than two decades of sustained effort, micromachining techniques are gaining maturity, and many microelectromechanical systems ͑MEMS͒ devices can be fabricated with good uniformity and repeatability. The next stage of technological development is the integration of MEMS devices with others, such as sensors, integrated circuitry, etc. Such microsystems will bring about revolutionary advancements in many fields, especially for implantable, autonomous applications. However, when freeing the chip from wire tethering, one major obstacle is the powering needs of MEMS devices, which are dramatically different from those of CMOS integrated circuit ͑IC͒ chips. Some MEMS devices require high-voltage ͑e.g., electrostatic or piezoelectric actuators͒, and some require high power ͑e.g., bimorph or shape memory alloy actuators͒. Consequently, in building implantable or autonomous microsystems, it is of critical importance to develop a noncontact, on-chip powering scheme that satisfies the powering needs of MEMS devices.
So far, a number of on-chip powering schemes have been developed. Conventionally, electrochemical cells, e.g., batteries and fuel cells, are used for this purpose, but issues with energy capacity, lifetime, etc.
1,2 are waiting to be overcome. To circumvent this problem, regenerating power supplies, where energy storage is not a major concern, are currently under investigation, where energy storage is not a major concern. So far, a few strategies have been prototyped, such as scavenging energy from environmental vibration, [3] [4] [5] utilizing temperature differences through thermopiles, 6 or solar cell arrays. 7, 8 The above-mentioned prototypes cannot generate sufficient voltage or power for many MEMS devices. However, after examination of limiting factors to these schemes, inductive coupling shows promise for effectively powering a variety of MEMS devices. [9] [10] [11] [12] [13] This scheme is relatively simple, with only a passive receiving coil built on chip, and therefore reliable. The deliverable power and voltage can be adjusted through configuring power supplies. There has already been extensive research on inductive links. 14 -18 The capability of inductive powering has been demonstrated in our previous experiments. 19 With a thin film copper coil as the receiving coil, usably high voltage (79.0 V rms ) was transferred onto the chip, and 8.1 W ave of power was delivered to a 100 ⍀ resistor. Because the resistance of our thin film coils is around 100 ⍀, the power transfer efficiency is as low as a few percent if the load is only a few ohms, as for example heating elements in thermally driven actuators. 20 To improve the power sourcing ability of our design, we have replaced thin film coils with electroplated copper coils to drive the load. We report here only discrete receiving coils, but these coils can potentially be integrated with circuitry. The electroplating molds were patterned into silicon by deep reactive ion etching ͑DRIE͒. With silicon as the molds, many constraints over the processing design were relieved. Copper coils of centimeter side length and several tens of micrometers in height and width can be electroplated. In addition, as a low-temperature procedure, electroplating will not strain the thermal budget on prefabricated chips for future coil integration. The fabrication procedure is given in Sec. II, and compared with similar procedures such as damascene and LIGA ͓Lithographie ͑lithography͒, Galvanoformung ͑electroplating͒, Abformung ͑molding͔͒ processes. Since the coils are inlaid into the silicon substrate, mechanical polishing can be used after electroplating to facilitate further lithography steps, thus preserving the potential of coil monolithic integration with electronics. Also, the silicon suba͒ Author to whom all correspondence should be addressed; electronic mail: jwu@nd.edu strate can be selectively removed to release copper structures.
Thin film and electroplated coils with and without silicon sidewalls were characterized, and their parasitics extracted through curve fitting. When testing our inductive powering scheme with these coils, better performance was obtained from the electroplated coils, with little difference between coils with and without sidewalls. The testing results will be presented in the following sections along with a comparison between the three types of integrated coils.
II. COIL FABRICATION
For inductive on-chip powering, an integrated coil is used to intercept electromagnetic energy. As a larger area enclosed by the receiving coil can improve the power transfer efficiency, the receiving coil is designed to encircle the devices it powers, which can reasonably cover an area of many square millimeters. Also, to minimize coil resistance, copper is adopted as the metallization ͑its conductivity being second only to silver͒. Therefore, the receiving coil is designed as a 10-turn square spiral, 14 mm on a side, and the copper lines are 80 m wide on a 100 m pitch. Both thin film and electroplated receiving coils were fabricated to compare their properties and performance in the inductive link. The substrates are ϳ575-m-thick, 4 in. single-crystal silicon ͗100͘ wafers, doped n-type with resistivity 5-10 ⍀ cm.
The fabrication of thin film coils is as follows: Thermal growth of 1.6 m oxide on silicon wafers, photoresist application and patterning, e-beam evaporation of 1.2-m-thick Cu/Cr multilayer, and patterning into spiral coils by lift-off. In the ''inlaid electroplating'' process ͑discussed next͒, copper electroplated coils are inlaid into the silicon substrate. A mechanical polishing step can be used afterwards to planarize the surface, and silicon can be selectively removed from some areas to realize stand-alone structures. Consequently, coils both with and without Si sidewalls were fabricated. The main processing steps of inlaid electroplating are shown in Fig. 1 .
In our procedure, silicon was used as the molding material for electroplating. As the mold consists of structures of high lateral aspect ratio ͑14 mm long, 20 m wide, and more than 50 m high͒, it is difficult to form a photoresist or polyimide mold that retains its form and adheres well to the substrate in the aggressive electrodeposition solution throughout the process. Using silicon molds, no limitations on lateral and vertical geometries are imposed on coil design. Therefore, our molds are designed as square spiral trenches about 60 m deep with 14 mm long, 20 m wide sidewalls.
The silicon molds were etched into silicon substrates using an Alcatel A 601E with the Bosch process ͑patented by Robert Bosch GmbH͒. 21 One merit of the process is the high mask selectivity for photoresists and its relative insensitivity to the nature of the photoresists. Depending on the mask design and feature profiles, there exists a large parameter space for the etching tool to obtain the desired silicon etch rate, selectivity to mask materials, uniformity, surface morphology, etc. [22] [23] [24] To facilitate later electroplating, contact pads are put at the wafer edges, and ''streets'' providing electrical path to the coils were incorporated into the mask layout. Consequently, our pattern has approximately 38% area to be etched with an unevenly distributed feature density. Since the Bosch process achieves high etching anisotropy by alternating etching and passivating processes, our mask design causes several complications: the loading effect ͑the dependence of local etch rate on the amount of etchable surface area͒, incomplete removal of passivation material which gives rise to micro-columns or ''grass,'' and reduced selectivity to the photoresist.
In our Alcatel A601E, the standard Bosch process is designed for a 4 in. Si wafer with about 10% open area. The process flows SF 6 at 300 sccm for 7 s to etch silicon with ion assistance, then switches to C 4 F 8 at 130 sccm for 2 s for surface passivation. There are two rf power sources in the system: one generates and controls a high density plasma; the other controls the bias potential of the plasma relative to the wafer, i.e., the ion bombardment energy. They normally operate at 1800 and 80 W, respectively.
Etching our pattern with the standard recipe causes excessive polymer residue and a rough exposed surface, which poses problems for subsequent seed layer patterning and electroplating processes. By reducing the flow rate of C 4 F 8 ͑from 130 to 120 sccm͒, and increasing the ion bombardment bias ͑from 80 to 90 W͒, surface roughness, micromasking, and grass formation are suppressed. Meanwhile, the selectivity to the photoresist is maintained by increasing the chamber pressure slightly.
Image reversal photoresist AZ 5214E about 2.5 m thick was used in negative tone to mask the silicon wafers. No special photoresists or lithography techniques are required for patterning. The roughness of exposed silicon can be controlled within 1 m. The depth of etched trenches was measured at around 54 m. Unlike with wet etching, the mold layout is not restricted by crystal orientation and can be designed more compactly. This step is CMOS compatible and does not introduce ion contamination such as from KOH etching.
After thermal growth of 1.2 m silicon dioxide for isolation, a 1-m-thick Cu/Cr seed layer was e-beam evaporated over the microstructures. Since it is desirable for electroplating to happen only at the trench bottom, the seed layer elsewhere was removed. Lift-off cannot be used here because of nonconformal coating of photoresists over three-dimensional ͑3D͒ microstructures. Therefore, Cu and Cr were subsequently removed by wet-etching. To completely protect the metallization at the bottom of the trenches, special care had to be taken during photoresist application. 3D topologies and centrifugal force when spinning photoresists cause the photoresist to deplete at some sites. The rough surface of exposed silicon at the bottom of the trenches further worsens the photoresist coverage. The problem was resolved by using high viscosity photoresist AZ 4620P spun at 2000 rpm. With this spin rate, AZ 4620P can be coated sufficiently thick at all sites without obvious edge beads. The pattern was exposed by a Cobilt contact aligner for 5 min, with the same mask as the trench-etching, and developed with dilute AZ 400K: water ͑1:4͒. Next, the photoresist was postbaked on a hot plate at 110°C for 10 min before wet etching the seed layer. The etching was performed in two steps: first copper etching by CE-100 of the Transene company, Inc., 25 then chromium etching by Transene's AC 1020. The copper etching progress must be closely monitored because the de-adhesion between copper and photoresist can cause severe undercut with prolonged etching. The chromium etching was facilitated by grounding the metallization to eliminate any electrochemical reactions.
Copper was electroplated in a sulfuric acid solution mixed with copper sulfate and a leveling agent, polyethylene glycol ͑Copper Gleam PCMϩ from LeaRonal, Inc.
26
͒. The electroplating process is controlled using a current source, and the solution agitation is bubble-assisted. Electroplating in microelectronics applications tends to lack uniformity, due to the uneven distribution of electric fields. Because patterned electroplating is adopted in our process and the electrical path to inside turns has to trace through all the coil lines, there is an electrical potential drop between the two coil ends arising from the resistance of the seed layer ͑a few hundred ohms͒. Consequently, the problem of plating uniformity is aggravated with our coil design. Measures were taken to improve plating uniformity, including depositing a thicker seed layer, lowering plating current, incorporating a current ''thieving'' ring, 27 and interspersing reverse pulses during plating, which serves to remove non-uniformities. Figure 2 shows an electroplated copper coil inspected in a scanning electron microscope ͑SEM͒. The plating uniformity at a chip scale, as determined by surface profilometry, is controlled to within 7 m between the innermost and outmost copper lines, corresponding to a coil length of over 500 mm. The electroplated copper is reasonably flat and well contained within the sidewalls.
The electroplated copper coils are formed at this step, with thickness comparable to that produced by LIGA process. Unlike LIGA, the inlaid electroplating process can include a polishing step after electroplating to produce a flat wafer surface. In our experiments, copper is overplated above the wafer and polished back to obtain a leveled surface. The polishing is done by lapping films on a rotating wheel without chemical slurries. Lapping films of different grit sizes were used to obtain first a fast polishing rate and then a smooth surface. A SEM micrograph of a polished coil is shown in Fig. 3 . By surface profiling, an approximately 70 nm step is observed between the outermost turn and the silicon surface. The steps are smaller for inner turns as more copper is electroplated at outer turns. The surface roughness is acceptable for subsequent photolithography.
The copper coils can be released from the silicon sub- strate by etching away unwanted silicon. A stand-alone electroplated copper coil is shown in Fig. 4 with silicon sidewalls between copper lines removed. It also can be seen from Fig.  4 that the copper lines are free of voids, which indicates that the seed layer on the bottom of trenches is continuous, i.e., well-protected during wet etching. The electrical properties of coils with and without sidewalls are investigated later to determine their effects. The inlaid electroplating process bears a resemblance to the HEXSIL process 28, 29 developed at the University of California Berkeley in that both processes adopt deep trenches etched in silicon wafers as molds. However, HEXSIL is a template replication process for stand-alone polysilicon structures ͑filling the trenches by depositing sacrificial oxide and polysilicon, etching the sacrificial layer and releasing the template-molded polysilicon͒ whereas inlaid electroplating is used to obtain metal microstructures. Meanwhile, it should be noted that there exist various procedures to obtain electroplated metal microstructures. A similar process is copper damascene, which is already adopted for interconnect fabrication by many IC manufacturers. [30] [31] [32] The difference is that in the damascene process the copper seed layer is not patterned, i.e., stays everywhere, prior to plating, and polishing is required afterwards. The plating thickness is thus limited to several micrometers, so as not to impose too great a task on the polishing. On the other hand, the LIGA process can produce thick metal microstructures, but it is limited for integration with other microdevices because its lithography source causes ion-irradiation problems 33 if used as a backend process, and its use as a front-end process prohibits further lithography.
In the inlaid electroplating process, large lateral aspect ratio molds can be realized by using silicon, which has good mechanical properties and is chemically stable as a molding material. Electroplated copper is confined within the mold by growing copper only from the trench bottom up and controlling the plating thickness ͓as shown in Fig. 2͑b͔͒ . The metal thickness is limited only by trench depth, which by DRIE can easily go beyond 100 m. The subsequent polishing is not mandatory if no front-side lithography is required afterwards, but enables the integration of metal structures with electronics. Metal structures can also be released by removal of silicon.
III. COIL CHARACTERIZATION
Ten-turn square spiral coils were fabricated as both thinfilm and electroplated coils, with and without Si sidewalls. Their impedances were measured with an Agilent 4294A impedance analyzer over the frequency range from 40 Hz to 110 MHz. In this frequency range, a three-element model suffices to take into account parasitic effects associated with integrated coils. For the model shown in Fig. 5͑a͒ , an inductor and a resistor in series account for coil self-inductance and dc resistance, and the capacitor in parallel accounts for capacitive coupling between the copper lines and through the conductive substrate.
The impedance versus frequency characteristics were obtained for three types of coils, as shown in Fig. 5͑b͒ . Using curve-fitting, the model elements can be extracted, respectively as: Rϭ95.5 ⍀, Lϭ3.4 H, Cϭ65 pF for thin film coils, Rϭ2.56 ⍀, Lϭ3.4 H, Cϭ128.5 pF for electroplated coils with sidewalls and Rϭ2.56 ⍀, Lϭ3.4 H, C ϭ70.5 pF for electroplated coils without sidewalls. As expected, with increased thickness, the coil resistance goes down and its parasitic capacitance goes up. Because of the relatively large dielectric constant of silicon, silicon sidewalls contribute significantly to coil parasitic capacitance. After the sidewalls are removed, the parasitic capacitance of electroplated coils is only slightly higher than that of thin film coils, and it can be surmised here that a large portion of the parasitic capacitance is due to coupling with the conductive silicon substrate. As metal thickness does not have an obvious influence on coil inductance, 34 the coil selfresonance occurs at approximately the same frequencies for thin film coils and electroplated coils without sidewalls, and at lower frequency for electroplated coils with sidewalls, as seen in Fig. 5͑b͒ . It is worth mentioning here that the measured coil resistances agree with the calculated values using Rϭ(l/S), where R is coil resistance, is copper resistivity, l is the total length of copper lines, and S is the cross-sectional area of the copper line. Bulk copper resistivity is 1.67 ⍀ cm, and that of electroplated copper is slightly higher, between 1.94 and 2.05 ⍀ cm. 35 Using an average side length of 13 mm and a cross-sectional area of 1.2 mϫ80 m for thin film coils and 54 mϫ80 m for electroplated coils, their resistances were calculated to be 92.7 ⍀ for thin film coils and 2.47 ⍀ for electroplated coils, close to measured values, indicating that the electroplated copper is essentially void-free.
IV. INDUCTIVE POWERING BY A MICROCOIL
Basically, inductive powering is realized by passing an alternating current through a driving coil, generating an alternating magnetic field in the space around the coil. If a change of magnetic flux is produced in the space enclosed by a receiving coil, then an alternating current of the same frequency will be induced in the receiving coil to counteract the change of magnetic flux according to Faraday's law. The two coils are physically separated, and the energy is transmitted through the electromagnetic field.
A schematic drawing of our inductive link is shown in Fig. 6͑a͒ . The configuration here is not intended for implanted systems, but is practical for other systems, such as a disposable chemical lab-on-a-chip, for which this scheme is intended. The driving coil is wound by wire around a ferrite ''C'' core, and split into two parts across a 2 mm air gap of the core, which accommodates the removable receiving coil. The ferrite material is Philips 3F3, with a cross-sectional area of 8ϫ8 mm. The power transfer efficiency between the two coils is closely related to the coupling coefficient, k, which represents the degree of flux generated by the driving coil that threads the receiving coil.
36 kϭ1 for perfect inductive coupling. From previous work, k is determined to be 0.75-0.8 for the link configuration in this article. 19 The coupling coefficient of a practical inductive powering system can be considerably lower, as in implantable and autonomous applications, but our system parameters suffice to demonstrate some salient features in the operation of inductive links and the influence of the three types of integrated coils.
An equivalent circuit of an inductive link is given in Fig.  7 37 to help explain the operation. L mag ϭk 2 L 1 is the magnetizing inductance that links the driving and receiving coils, and L leak ϭ(1Ϫk 2 )L 1 is the leakage inductance that does not contribute to the coupling between the two coils, where L 1 is the driving coil self-inductance. Only the signal across the magnetizing inductance is transmitted to the on-chip coil. An ideal transformer is placed between the magnetizing inductance and the receiving coil to account for the voltage and current transformation between the two coils. The ideal transformer has equivalent turns ratio nϭͱL 2 /L 1 /k, where L 2 is the receiving coil self-inductance. On the receiving coil side, R sec and C sec are its parasitics as given in Fig. 5͑a͒ . R sec , C sec , and load R load are all regarded as the load. Their impedances can be reflected onto the driving coil side divided by n 2 , i.e., scaled by k 2 L 1 /L 2 . Driving a microactuator differs from driving a CMOS circuit in that a microactuator generally demands more input power or higher voltage. An example is thermal actuators, which have small input resistance, so input power is an issue in their operation. In our experiments, an HP 33120A function generator was used as the signal source at an output of 7.071 V rms ͑open-circuited͒ with 50 ⍀ internal impedance. A 20-turn driving coil, with a self-inductance of 13.23 H, was used. The output power over different loads was measured from 10 kHz to 3 MHz, for thin film and electroplated coils, as given in Fig. 8 .
Three load resistances were used: 13, 50, and 100 ⍀. Not surprisingly, with the same input voltage, more power can be transferred onto the chips with electroplated receiving coils than those with thin film coils, which can be attributed to their very different internal resistance, 2.56 ⍀ for electroplated coils versus 95.5 ⍀ for thin film coils. It can also be seen that there is little difference in power delivery between electroplated coils with and without silicon sidewalls. Electrically, the two coils differ only in their parasitic capacitances. In the equivalent circuit in Fig. 7 , the parasitic capacitance is placed in parallel with the load, and it poses an impedance of more than 1 k⍀ over the operating frequencies ͑Ͻ1 MHz͒. Consequently, the effect of parasitic capacitance can be neglected as compared with the load. Also it should be noticed that the output power is frequency-dependent, that is, the output power reaches a maximum at a certain frequency. This can be explained by referring to the equivalent circuit in Fig. 7 .
At lower frequencies, less output power is obtained because the driving coil has low impedance, and the input signal is bypassed through the magnetizing inductance. The output power goes up with the frequency as increasing voltage can be impressed across the driving coil, until after a certain frequency the magnetizing impedance becomes higher than the effective load and has little effect on the signal amplitude that is transferred to the receiving side. Then, the leakage inductance begins to dominate, damping the signal, and less power is transferred to the chip. With smaller coil resistances and loads, the magnetizing inductance is shunted at lower frequencies. Consequently the output peaks at lower frequencies, which agrees with the experimental observation. With the electroplated coils, the peak output power is 150.0 mW at 300 kHz for 13 ⍀ load, 103.6 mW at 500 kHz for 50 ⍀ load, and 65.7 mW at 700 kHz for 100 ⍀ load, respectively.
The efficiency of power delivery is defined as the ratio of power to the load to power into the inductive link. The efficiencies for various receiving coils and loads are plotted as a function of frequency in Fig. 9 . As the efficiency depends on the ratio of the load to coil internal resistance, electroplated coils provide higher efficiency than do thin film coils, with more than 70% for electroplated coils in all cases versus less than 40% for thin film coils. Again, no significant difference can be observed between electroplated coils with and without sidewalls.
Since many microactuators, such as piezo-and electrostatic actuators, have very large input impedance and demand high driving voltages, the voltage gain of our inductive link is also investigated. Because of large input impedances of these types of microactuators, the receiving coil can be treated as an open circuit. The transfer function, i.e., voltage gain, G V , of an inductive link with open-circuited output is expressed as
At low frequencies, the voltage gain is expressed approximately as G V ϭkͱL 2 /L 1 . In the vicinity of link resonance frequency: f ϭ
L leak and C sec come into a series resonance and the link voltage gain increases. ͑It is not the precise resonant frequency because the third term in the denominator R sec C sec is neglected here.͒ At higher frequencies, the voltage gain drops rapidly as the output is bypassed by the coil parasitic capacitance. Figure 10 gives the measured voltage gain of 8/10 ͑turn numbers: driving coil/receiving coil͒ and 10/10 inductive link with the open-circuited receiving coils. For the sake of clarity, only the results of thin film coils and electroplated coils with sidewalls are shown here. At low frequencies, the same voltage gains are obtained regardless of the type of receiving coils since they have almost identical inductances. Enhanced voltage gains are demonstrated at frequencies close to link resonance. Because the parasitic capacitance of electroplated coils is larger than that of thin film coils, resonance occurs at lower frequencies. Also it can be noted from Eq. ͑2͒ that resonant frequency is mainly determined by the receiving coil properties and link coupling, and not so much by driving coil properties. This is supported by Fig. 10 , as link resonances show little correlation with the turn numbers of driving coils. In fact, Takeuchi et al. 12 have utilized this resonance phenomenon to selectively activate electrostatic actuators. In Fig. 10 , peak voltage gains are 5 and 4 with electroplated coils, and 2.55 and 2 with thin film coils, for 8/10 and 10/10 inductive links, respectively, since electroplated coils have less internal resistance, R sec , and hence less signal attenuation. With reduced resistance of integrated coils, lower input voltages will be required to drive MEMS actuators.
V. SUMMARY AND CONCLUSIONS
In this work, a new fabrication procedure termed ''inlaid electroplating'' is developed to electroplate metal structures of large dimensions within a silicon substrate. With silicon as the molding material, many problems associated with molding can be readily resolved. Inlaid electroplating possesses the potential for further integration, and can also fabricate stand-alone metal microstructures after silicon loss. Copper coils of 54 m height, 80 m width, and 14 mm maximum side length were successfully fabricated with this method.
All three types of integrated coils are characterized to determine their parasitics with regard to silicon sidewalls and copper thickness. The fabricated coils are used to transfer power onto chip. In our previous work, high voltage, high power capabilities of our inductive links have already been demonstrated with thin film coils. Here, a comparison was made between links with thin film coils, and electroplated coils with and without sidewalls as the receivers. In all cases, electroplated coils produce better results than thin film coils: higher voltage amplification at link resonance, more power delivered onto chip, and higher efficiency. Also, little difference is observed between electroplated coils with and without silicon sidewalls in power delivery. As a demonstration of electroplated coils, 150 mW was delivered to a 13 ⍀ load with better than 70% efficiency, in contrast with 7.7 mW with 10% efficiency through a thin film coil.
Inductively powering MEMS applications via microcoils is proven to be a feasible strategy, and its performance is greatly enhanced by electroplated coils. The integration of an electroplated coil with a target application is currently under way, and progress will be reported in a future article.
